The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We present a new model order reduction technique for electrically large systems with delay elements, which can be modeled by means of neutral delayed differential equations. An adaptive multipoint expansion and model order reduction of equivalent first order systems are combined in the new proposed method that preserves the neutral delayed differential formulation. An adaptive algorithm to select...
In this paper, an algorithm for a novel SPICE model for single layer power distribution planes is presented. The power plane is modeled as a grid of transmission line segments and a delay-extraction based representation is used to model the transmission line network. The proposed macromodel is compared with the HSPICE's W-element and numerical examples prove that the proposed model provides similar...
Electronic devices of the latest generations are often required to operate in harsh environmental conditions, where the temperature may exceed the 100°C mark. This has a negative impact on several parameters of the electronic devices, ranging from slow-down and transient recoverable errors to permanent failures and device breakdown. To complicate the picture, electronic components tend to get warmer...
ESP-CV is a symbolic simulation-based formality verification tool intended to perform custom equivalence(EQ) checking and provide functional verification coverage for full-custom IC design. This paper introduced the basic principle and work flow of ESP verification firstly, and then the ESP verification method and flow of our custom SRAM array design was demonstrated.
This paper presents a novel Verilog-A model that implements an idealized frequency dependent phase shift (excess-phase) in the small-signal transconductance but, unlike previous approaches, introduces no magnitude dependence. It has been claimed that Verilog-A cannot model BJT NQS behavior when the delay time depends on bias. We also introduce a new Verilog-A model that provides a correct implementation...
In this paper, we study bandwidth management of a wireless/optical based access/metro network in support of voice and data services. For voice services, we use a finite state Markov Chain to estimate the blocking probability of voice circuits over an Adaptive modulation and coding wireless channel, as a function of the channel parameters. For data services, we evaluate a rate matching and a buffer...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.