The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The design space exploration of Networks-on-Chip (NoC) requires tools to evaluate the network performance, tune its parameters and achieve the requirements of the target application. In this context, this paper presents RedScarf, a simulation environment with graphical user interface and a set of tools that automate the design space exploration of NoCs. It presents many resources that make RedScarf...
A new 6D mesh/torus (Tofu) interconnect is implemented in the K Computer for achieving a performance of more than 10 petaflops. As expected, among its many interesting properties, such interconnect has large variations of latencies for communications within a node-group (intra-node-group) or between them (inter-node-group). Inspired by their works while recognizing the superior features of the recently...
In the provisioning of Broadband Television (BTV) services, user call blocking probability (CBP) denotes the ratio of failed user requests, which is one of the most important metrics on BTV quality of experience (QoE). This paper aims to evaluate and further to decrease the CBP of BTV services in networks with tree topology. At first, we analyze a currently typical BTV delivery network architecture,...
In current vehicles, a large number of control units are connected by several automotive specific communication buses, facilitating innovative distributed applications. At the same time, computers and entertainment devices use IP and commodity communications technology like Ethernet to connect to the Internet, allowing for innovative solutions and maintaining fast innovation cycles. Today, one can...
A time-WDM architecture with on-the-fly wavelength routing and traffic self-aggregation is proposed. Metro-accesss lightpaths are established using ONUs with reflective modulators. Simulations results show the advantages of the proposed architecture over WDM-PONs.
Localized Quality of Service (QoS) routing is a viable alternative to the QoS routing algorithms that use global network state information to make routing decisions. In localized QoS routing algorithms each source maintains a predetermined set of candidate paths for each destination and avoids the problems associated with the maintenance of global network state by using locally collected flow statistics...
This paper discusses and evaluates the behaviour o fa DS-TE algorithm (DiffSev aware MPLS traffic Engineering) called PEMS, and a dynamic multipath routing algorithm for load balancing (LBWDP), applied on a huge topology that correspond to real network. To clarify network topologies and routing algorithms that are suitable for MPLS traffic engineering, we evaluate them from the viewpoint of network...
Three dimensional memory systems has been argued as a potential pathway in solving the ever growing difference between comparative speeds of CPU and memory systems. In this paper, we describe a three-tier, three-dimensional SRAM macro that has been designed and fabricated in a 0.18 um FD-SOI CMOS technology. 3D stacking is found to improve wire latency as compared to planar memory structure although...
This paper discusses the design of a 60 GHz low noise amplifier (LNA) using a standard low power SOI CMOS process from ST Microelectronics. First, we outline the technology as well as the mm-wave design challenges. Using recent work on coplanar waveguide (CPW) modeling, we describe how it's possible to use parametric, 3D electromagnetic simulation to complete or replace analytical models of on-chip...
This paper describes a comparative analysis between two topologies of operational amplifiers to design a 40 MS/s 12-bit pipeline analog to digital converter (ADC). The analysis includes AC and transient simulation to select the proper topology. This ADC is implemented in a 0.35 mum AMS CMOS technology with 3.3 V single power supply. The capacitors and selected operational amplifiers were scaled for...
Advances in micromachining technology can facilitate the integration of SAW (Surface Acoustic Wave) devices and CMOS circuitry on IC scale substrate for Monolithic fabrication. The optimal design and performance of these filters can be reached by using new Smart materials. The key component in the structure of the SAW device is the piezoelectric materials used which depends mainly on some important...
This paper presents a network-on-chip transaction simulator with the aim of providing early performance estimation for a given application. The simulator is an example of communication centric simulation and requires reduced characterization of a given system to provide performance results. It incorporates spatial access patterns and device response speeds to accommodate a wide range of embedded system...
In this paper, we evaluate network performance of non-acknowledged packet transfer in relatively large IEEE 802.15.4 network. Network under consideration contains six interconnected IEEE 802.15.4 beacon enabled network clusters in triangular topology using slave-slave (SS) bridges with CSMA-CA access. We investigate the interactions among local nodes, local bridges and remote bridges. Simulation results...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.