The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
GEMINI is a readout ASIC dedicated to the Triple-GEM detector. Fabricated in CMOS 180 nm technology, GEMINI pushes towards the state-of-the-art for this peculiar detector front-end, as regards the count rate and detector pixel parasitic capacitance sustainability. It features 16 channels, each one including a charge-sensitive preamplifier, an event discriminator with channel-independent threshold...
This paper presents GEMINI, an entire read-out System-on-Chip (SoC) to be used with the Triple Gas-Electron Multiplier (GEM) detector. Designed in CMOS 180 nm technology, GEMINI pushes towards the state-of-the-art for this peculiar detector front-end, as regards the count rate and detector pixel parasitic capacitance sustainability. It is composed of 16 channels, each performing a charge-to-voltage...
A CMOS instrument chain for electron and charged particle detection was optimized for low noise, low power consumption and high speed response. 16 channels were integrated in a standard 0,35 μm CMOS process. With a power consumption of only 2,12 mW/channel and a chip area of 5,67 mm2, the ASIC is compatible with embedded applications. The pulse shaper has a rise time of 50 ns and an equivalent noise...
The last member of the IDeF-X ASIC family is presented: IDeF-X SX0 a 32-channel front end ASIC designed for the readout of Cadmium Telluride (CdTe) and Cadmium Zinc Telluride (CdZnTe) Detectors. It has been designed in the standard AMS CMOS 0.35 ??m process technology. The ASIC has been optimized to reduce the power consumption which is now 600 ??W per channel; it is five times lower than the power...
This paper deals with the design and simulations of a 4-bit flash analog-to-digital asynchronous converter designed in 0.35 mum CMOS technology. The input voltage signals of a range of 1.6 V are converted to binary numbers based on flash method. Analog part of the project, which is made using full-custom technique, contains 17 comparators. The two extra comparators indicate when input signal is out...
The very last member of the IDeF-X ASIC family is presented: IDeF-X ECLAIRs is a 32-channel front end ASIC designed for the readout of Cadmium Telluride (CdTe) and Cadmium Zinc Telluride (CdZnTe) Detectors. Thanks to its noise performance (Equivalent Noise Charge floor of 33 e- rms) and to its radiation hardened design (Single Event Latchup Linear Energy Transfer threshold of 56 MeV.cm2.mg-1), the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.