The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, we present the investigation of inverse narrow width effect (INWE) of 65 nm low-power process with dual gate oxide shapes. To evaluate the impact of STI process on narrow devices, we conducted different experiments in STI process steps, including STI liner, STI elevation, STI liner annealing and STI nitride pullback. The result shows only STI liner annealing and STI nitride pullback...
For the new technology development, normal yield improvement methods useful to production are not enough. In the early phases, without yield signature, many systematic issues can not be captured by WAT or inline defect inspections. We need to create new analysis methods based on the technology development different phases. At the same time, multiple issues usually mix together and are not easy to...
A quadrature voltage controlled oscillator (QVCO) with nested cross-coupled topology is presented. With this topology, the circuit operates at very low voltage, and achieves low phase noise with low power consumption. The nested cross-coupled topology employs two nMOS cross-couple pairs. The one with pMOS active loads and coupling transistors plays the major role. The other one, by enhancing the negative...
A charge recycle technique is proposed in this paper to lower the dynamic power and to improve the performance of the Zipper domino circuits. Zipper domino circuits of different structures are designed utilizing this technique and simulated based on 65 nm, 45 nm and 32 nm BSIM4 SPICE models. The simulation results show that the power-delay product (PDP) is reduced by up to 42.37% as compared to standard...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.