The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Jitter amplification characteristics of different forwarded clock channels at 6.4 and 9.6 Gb/s are illustrated with model correlations. The effect illustrates the need for quarter rate clocking at higher speed, in lossy serial links
A new approach to analyze the impact of power supply noise on clock jitter and data-clock synchronization is suggested. Resonances of the worst-case clock jitter and timing margin as functions of supply noise have been demonstrated. Maximum power supply noise that does not violate setup timing constraint is examined
Accurate analysis of system timing and voltage margin at a target bit error rate across process, voltage, and temperature variations is required for high volume production of high speed systems. This in turn requires a statistical simulation framework to model the effectiveness of advanced signaling techniques such as transmitter equalization and receiver decision feedback. Furthermore, for data and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.