Serwis Infona wykorzystuje pliki cookies (ciasteczka). Są to wartości tekstowe, zapamiętywane przez przeglądarkę na urządzeniu użytkownika. Nasz serwis ma dostęp do tych wartości oraz wykorzystuje je do zapamiętania danych dotyczących użytkownika, takich jak np. ustawienia (typu widok ekranu, wybór języka interfejsu), zapamiętanie zalogowania. Korzystanie z serwisu Infona oznacza zgodę na zapis informacji i ich wykorzystanie dla celów korzytania z serwisu. Więcej informacji można znaleźć w Polityce prywatności oraz Regulaminie serwisu. Zamknięcie tego okienka potwierdza zapoznanie się z informacją o plikach cookies, akceptację polityki prywatności i regulaminu oraz sposobu wykorzystywania plików cookies w serwisie. Możesz zmienić ustawienia obsługi cookies w swojej przeglądarce.
High-Bandwidth Digital Content Protection(HDCP)-it is a technology method which is used to protect the high definition signs. This paper focuses on design and verification of authentication part, the most important of a HDCP2.2 transmitter. Besides architectural analysis and design approach discussions, a detailed micro architecture, including signature verification, key encryption and revocation...
This paper presents a directly triggered asynchronous successive approximation register (SAR) logic with variable delay unit. With the help of the designed logic, the CDAC can be settled directly by the comparator result that avoids long propagation delay as conventional SAR logic does. Moreover, a variable delay unit is designed which provides more settling time to the last several bits to get more...
A float gate width and float gate voltage driver is proposed in this paper, which is applied in double N-type power MOSFETs buck converter with large load driving capacity to improve the efficiency. The relationships between the total power dissipation with the gate width and gate voltage are analyzed firstly. Then, a three segment float gate width controller is designed based on peak current mode...
This paper presents a conjugate gradient algorithm of convergence speed and accuracy in pipelined ADCs. The pipeline ADC error acts as the objective function of the method. The objective function gradient gradually produce conjugate direction which acts as the search direction to obtain the minimum point, where, the search direction is just a combination of the negative gradient direction with the...
A newly structured 150GHz divider-by-2 injection-locked frequency (ILFD) is designed in a 65-nm CMOS technology. This ILFD uses a new adjustable inductor tuning technique and time-interleaved dual-injection method to improve the frequency division range. A 1-bit binary-weighted switch-capacitor is also used to widen the locking range. From the post-layout simulation result we can see that four self-resonance...
Light-emitting diodes (LEDs) have been fabricated by using hydrosilylated silicon quantum dots (Si QDs). In these Si-QD LEDs ZnO-nanocrystal films are electron transport layers (ETLs). Poly (N,N′-bis (4-butylphenyl)-N,N′-bis (phenyl)-benzidine) (poly-TPD) films are hole transport layers (HTLs). All the Si-QD LEDs exhibit electroluminescence around the wavelength of ∼740 nm. Relatively low turn-on...
A 6th order Chebyshev active-RC complex filter for high linearity global navigation satellite (GNSS) receiver is proposed in this paper. The filter is synthesized from a 6th order leapfrog low pass filter where the frequency non-ideality compensation technique for integrator is used. High linearity demands a robust and stable IIP3 through the pass band. Meanwhile, the 35dB rejection spec at 1.5 times...
A multi-mode control strategy for primary-side regulation (PSR) system is presented. The idea uses four mode control strategy to improve the efficiency under variety load conditions. In addition, the usual peak current control mode is replaced by voltage control mode under standby condition. By this way, the pulse width of drive signal can be reduced regardless of the leading edge blanking time in...
A new static power clamp circuit integrated with input ESD protection is proposed in this paper. By skillfully incorporating traditional input ESD protection, the proposed circuit replaces the protection resistor by the active switch and merging the signal control circuit into trigger circuit of static power clamp. The proposed circuit is a whole-chip ESD protection scheme that has a low leakage and...
A fully integrated, reconfigurable step-up DC-DC switched-capacitor power supply solution for energy harvesting system is presented in this paper. A new series-parallel architecture of step-up switched-capacitor converter with Pulse Skip Modulation (PSM) is proposed. This converter generates a stable regulated output (1.2V) from an ultra-low input voltage of 0.3V–1.2V. The designed converter achieves...
A linear CMOS image sensor (CIS) with 16-stage time-delay integration (TDI) is proposed in this paper for bio-microfluidic imaging system. Compared to the traditional CIS for bio-microfluidic applications, this CIS achieves high speed and high sensitivity in low illumination condition, which is suitable for bio-microfluidic. Moreover, a simple voltage accumulator and 10-bit full-differential single-slope...
This paper has researched the theory and design principle of GF (28) multiplication which is widely applied in symmetric cryptograms. With the principles in mind, three kinds of reconfigurable multipliers based on x time, xm modular and product separately have been implemented and their merits and demerits also have been investigated. Having analyzed the mix-column and reverse mix-column transformation,...
A novel temperature analysis method for compound semiconductor integrated circuits based on iteration algorithm has been presented. The iteration algorithm has been developed with efficient numerical calculation in MATLAB. This method has been applied to a simple module including 9 devices and the calculated temperature distribution has been compared to the simulated result by 3D simulation tool....
The impact of polysilicon thickness (THK-poly) and channel hole diameter (CHCD) on channel boosting potential during program inhibit has been studied with Sentaurus device simulator for three dimensional (3D) NAND memory. According to the distribution of boosting potential along the channel, the potential level of thinner THK-poly is higher than that of thicker one. Moreover, the correlation between...
Coarse-grained reconfigurable block encryption array (REBA) provides massively parallel computing resources but traditional mapping scheme does not develop the advantages of REBA. In this paper, aiming to improve the performance and resource efficiency of algorithm mapping, we research the structure of familiar block cipher algorithm, and propose the speed-up model based on loop unrolling and the...
An adaptive power supply regulator based on pulse skip modulation (PSM) with fast transient response is proposed in this paper. The controller of the adaptive regulator includes a clock generator, a delayline, two flip-flops, two comparators, a pulse width generator and a NAND gate. For output voltage segmentation is used, the maximum conduction duty ratio of the power switch is not limited by the...
The sensitivities of a Monte Carlo simulation tool (PRESTAGE) to variation of input parameters are studied. When calculating the single event upset cross-section induced by proton direct ionization, PRESTAGE calculation results significantly change with changes in the sensitive volume and passivation layer thicknesses. When calculating cross-sections induced by proton indirect ionizations, PRESTAGE...
As the technology scales down, the single-event transient (SET) has become a great concern for the reliability of integrated circuits (ICs). A novel time redundant flip-flop structure is proposed to detect and correct the SET pulse. The most advantage of this structure is that it has very little setup and hold time overhead and the architecture need not be modified to recover the system. HSPICE simulation...
In nanoscale MOSFETs with narrower width, the random telegraph noise (RTN) is conspicuous during the device aging caused by negative bias temperature instability (NBTI), which leads to difficulty for accurate assessment of end-of-life variability. Based on fast voltage stepping stress (FVSS) technique to predict the long-term degradation, an improved extraction method is proposed for eliminating the...
A layout technique via pulse quenching is tested in this paper. The limitation of layout technique is found by 3D device experiment. The new requirement of layout technique can be affirmed that layout technique via pulse quenching is more suitable in nMOS under 90nm technology.
Podaj zakres dat dla filtrowania wyświetlonych wyników. Możesz podać datę początkową, końcową lub obie daty. Daty możesz wpisać ręcznie lub wybrać za pomocą kalendarza.