The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
There is a worldwide race to build a computer which exploits the counterintuitive principles of quantum mechanics1. Silicon is one of the most promising platforms for emerging quantum information technologies for two reasons: one, it possesses many of the key desirable criteria for low-error quantum information processing, and two, the microelectronics industry has decades of experience with producing...
The study of the behaviour of the cell of emerging memories (such as PCMs and ReRAMs) is fundamental to optimize materials, cell architecture, and programming pulses and algorithms as well as to monitor the actual cell performance. Since the final state of the above memory cells is dependent on the applied programming pulse shape, a buffer able to feed the cell with adequate electrical pulses is needed...
The CMOS technology scaling has greatly improved the overall performance and density of Field Programmable Gate Array (FPGA), nonetheless the performance gap between FPGA and ASIC has remain very wide mainly due the programming overhead of FPGA. Three-Dimensional (3D) integration is a promising technology to reduce wire lengths. Through Silicon Vias (TSV) provide electrical connectivity between multiple...
In this paper, a new metric to compute the setup time of pulse-triggered flip-flops (pulsed-FFs) is proposed. With the emergence of new technologies, digital circuits are pushing towards high-speed and energy efficient modes. Setup time is an essential aspect of the timing constraints of a synchronous digital circuit. It is a key parameter to determine the minimum clock cycle, which gives the timing...
Through the last decade of the past century and the 1st decade of our present century, Moore's law, the observation that was made some 20 years prior, was convincingly validated year after year. From a technology perspective this evolution was largely achieved through incremental improvements in a well established technology/device architecture and materials system. While the engineering achievements...
FDSOI technology with ultra-thin body and box (UTBB) provides a back-gate terminal which can be effectively used to forward bias or reverse bias the MOSFET. Using the back-gate terminals, the SRAM 6T bitcell has been modified resulting in four variants which are differently capable of better read and write margins, enabling lower operating voltage. At the same time, all the variants give improvement...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.