The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The behavior of the 4-phase frame partitioning (FPT4) circuit is analyzed. The circuit performs the phase partitioning of the input clock signal into one out of fifteen available partitions for a given four-phase frame. Each partition is being selectable by a 4-bit control word. A phase difference equal to the half period of the clock signal is used internally to achieve the correct pulse timing of...
The challenges in clocking high speed interfaces such as the communication between multi micro-processor systems or the communication between micro-processor and off-chip memory was introduced by our need for high data rate with low bit-error-rates (BER). Minimization of clock jitter is one of the main challenges in making the high data rate links work. There are a series of issues affecting clock...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.