The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents the design and implementation of a feature tracker on an embedded reconfigurable hardware system. Contrary to other works, the focus here is on the efficient hardware/software partitioning of the feature tracker algorithm, a viable data flow management as well as an efficient use of memory and processor features. The implementation is done on a Xilinx evaluation board and the results...
In the course of rapid system prototyping of a large scale design and implementation of the BLAST algorithm for bioinformatics, we evaluated two different design methods. First, we used the "traditional" method of design with modeling in C and design and synthesis using VHDL. Second, we used the automated tools MATLAB/Simulink with two different design flows, i.e. the fully automated one...
Biologists require ways to rapidly sequence vast amounts of DNA information. An approach to satisfying the demand is to provide hardware support and leverage parallel computation. When providing hardware acceleration it is known that a custom specific circuit would provide a high performance solution. Providing a balance between delivering an application-specific circuit while achieving optimal utilization...
This paper presents generation tool and performance results on a method to minimize the amount of hardware needed to implement a parallel digital finite impulse response (FIR) filters for hardwired (fixed coefficients) implementation targeted for high performance. The generation tool employ a combination of two approaches: first, the reduction of the coefficients to n-power-of-two (NPT) terms, where...
Continuous and discrete components may be integrated in diverse embedded systems ranging across defense, medical, communication, and automotive applications. The global validation of these systems requires new validation techniques, the main challenge being the definition of global simulation models able to accommodate the different concepts specific to continuous and discrete models. This paper presents...
In order to enhance performance and improve predictability of the real time systems, implementing some critical operating system functionalities, like time management and task scheduling, in software and others in hardware is an interesting approach. Scheduling decision for real-time embedded software applications is an important problem in real-time operating system (RTOS) and has a great impact...
RAM-based FPGAs have become very important for electronic designs in the last years since they are very flexible, provide high configurability and allow short turn around times. Especially in the field of rapid prototyping (RP) another feature plays an important rule: their infinite reprogrammability. These features help to create freely modifiable rapid prototyping systems, which allow both, changes...
Over the past few years, there has been an increasing interest in using partial and run-time reconfigurable (RTR) FPGAs to develop reconfigurable systems for various applications. To support this new type of hardware, new or improved design methodologies and tools are needed that can provide sufficient support for RTR-related design and verification tasks. This paper first introduces a novel concept...
This paper describes a service-based model enabling systematic design and global simulation environments for SoC design. This model, called service dependency graph (SDG) allows modeling of complex, customized (application-specific) interfaces. We also present a model generator that can automatically build hardware/software interfaces based on service and resource requirements described by the SDG...
Virtual machine technology allows for the reuse of applications and code over various heterogeneous platforms. A virtual machine simply adds another layer of abstraction between the application and the native hardware. A major drawback of an application running on a virtual machine, however, is that the performance is below that of an application targeted for a native platform. Previous work has dealt...
Multiprocessor system-on-chip is one of the main drivers of the semiconductor industry revolution by enabling the integration of complex functionality on a single chip. Memory is becoming a key player for significant improvements in embedded systems (power, performance and area). With the emergence of more embedded multimedia applications in the industry, this issue becomes increasingly vital. These...
Embedded real-time multimedia applications usually imply data parallel processing. SIMD processors embedded in SOCs are cost effective to exploit the underlying parallelism. However, programming applications for SIMD targets requires data placement and operation scheduling which are NP-complete problems. In this paper we show how our tool (based on concurrent constraint programming) can be used to...
In order to quickly implement an embedded system that is mainly based on software, two orthogonal approaches have been proposed: platform-based Design, which maximizes the reuse of components; and model driven development, which rises the abstraction level by using object-oriented concepts and UML. However, with this increasing of the abstraction level, software engineers do not have an exact idea...
This paper presents the design and the performance evaluation of a coarse-grain dynamically reconfigurable platform for network applications. The platform consists of two MicroBlaze RISC processors and a number of hardware co-processors used for the processing of the packet's payload (DES encryption and Lempel-Ziv Compression). The co-processors can be connected either directly to the processors or...
Using domain specific modeling (DSM) allows solutions to be expressed in the idiom and at the level of abstraction of the problem domain. However, this does not imply that prototypes can be easily and rapidly generated. In reality, domain specific languages (DSLs) are difficult to design, implement and maintain, and usually there is a potential loss of efficiency when compared with hand-coded software...
An agile modeling methodology for building BSP called cross platform BSP framework (CPBF) is introduced in this paper. We propose an operating system independent unified cross platform BSP architecture; setup a BSP framework which mainstream embedded operating systems like Linux, WinCE, PalmOS and Symbian can build on. CPBF consists of two parts, they target at boot loader initialization and device...
In this paper we describe the implementation methodology of a prototype for reception of IP datagrams transmitted over digital audio broadcasting (DAB) networks. The system reads the DAB ensemble from the RDI output of a DAB receiver, extracts the IP datagrams and feeds them to a personal computer via an USB port. We have implemented the system on an FPGA with an embedded RISC processor. We also describe...
Nowadays, architecture description languages (ADLs) are getting popular to achieve quick and optimal design convergence during the development of application specific instruction-set processors (ASIPs). Verification, in various stages of such ASIP development, is a major bottleneck hindering widespread acceptance of ADL-based processor design approach. Traditional verification of processors are only...
In this paper, we propose a system-on-chip software hardware co-design methodology for a statistical coder. We use the context adaptive binary arithmetic coder (CABAC) used in the main profile of the H.264/AVC video coding standard as a design example. The design methodology first involves performance and complexity analyses of the existing CABAC reference software, and thus the top-level CABAC software...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.