The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The cell-aware test (CAT) methodology was previously proposed to target cell-internal faults that cannot be easily detected by gate-level stuck-at fault (SAF) patterns generated by conventional ATPG. It was shown to reduce the defect level on CMOS-based designs, with the help of detailed defect injected transistor-level circuit simulation and defect-enhanced SAF ATPG. The detailed transistor-level...
Editor’s note: To reduce the manufacturing cost of heterogeneous 3-D integration, the Integrated Fan-Out Wafer-Level Chip-Scale Packaging (InFO WLCSP) is one of the emerging packaging technologies. In this article, the authors propose a cost model for InFO WLCSP, which can be used for analyzing the total test cost with respect to the test configuration and for optimizing the test configuration and...
A novel register, in which MTJ device is centered, is proposed in this paper. Based on the demand of MTJ's reading and writing process, some additional devices have been integrated with the MTJ device to compose the actual structure. It has been simulated using HSPICE and the simulated result shows that it can be operated as a register in the circuit. Moreover, the layout of the register based on...
Analog circuits synthesis is very challenging. Much progression has been made in automating analog circuit synthesis using optimization algorithms. In this paper, a particular optimization algorithm that has been applied to the task of automating analog circuit synthesis is carried out which based on the Genetic Algorithm(GA). This paper will give an aspect view on how genetic algorithms have been...
In this paper, the skew by data dependent gate loading has been analyzed. A method based on the concept of MOS parametric capacitance has been proposed. According to different data dependent of the MOS transistor, including transient channel charge and Miller effects, the values of capacitance in different data loadings have been extracted. Two clock tree routes have been analyzed by using the gate...
For the switch mode power supply (SMPS) controller with high power IGBT driver devices, it is difficult to simulate as a whole one for the presented difficulties. In this paper, macro-model for power supplies controller has been established, in which the model is easy to simulate and takes quite few time to accomplish it. Furthermore, the IGBT driver device has been extracted and consequently, the...
In this paper, the skew by data dependent gate loading has been analysized. A method based on the concept of MOS parametric capacitance has been proposed. According to different data dependent of the MOS transistor, including transient channel charge and Miller effects, the values of capacitance in different data loadings have been extracted. Two clock tree routes have been analyzed by using the gate...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.