The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a low power SOC architecture for the v2.0+EDR (enhanced data rate) Bluetooth SOC and its applications. Our design includes a link controller, modem, RF transceiver, sub-band codec (SBC), Expended Instruction Set Computer (ESIC) processor and peripherals. According to increasing mobile applications, power consumption is more important features. To reduce power consumption, we use...
This paper describes a low power and high performance camera signal processor system-on-a-chip (SoC) architecture for mobile camera applications such as the mobile phone, the personal digital assistant (PDA), and the personal multimedia player (PMP). In this work, we presented the use of the gated clock approach to reduce power consumption. The area of this chip is 2.8 mm times 2.7 mm and it was fabricated...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.