The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The measured performance of a dual polarized array of ridge elements arranged in a square egg-crate lattice is presented. The array is designed to operate over a 4:1 frequency band (4.5–18 GHz), within a conical scan range of ± 22.5° and with a scanned VSWR less than 2. The test results show that these electrical characteristics have been achieved without any resonances or deep dropouts. Further,...
A common but difficult antenna requirement for medium earth orbit (MEO) communication satellite is the generation of simultaneous multiple beams over a wide coverage area. The beams should be highly overlapped in order to provide high coverage gain but yet with sufficient decay in the sidelobes to yield the necessary isolation between every other beam. An efficient antenna solution to this problem...
This paper presents a low-voltage Flipped Voltage Follower (FVF) based output-capacitorless low-dropout (OCL-LDO) regulator. It consists of a transient-enhanced push-pull (TEPP) driving stage to improve the response at low quiescent power. With simple Miller compensation (SMC) and modified damping factor control (DFC) compensation, the regulator permits small compensation capacitance for maintaining...
An output capacitorless low-dropout (LDO) regulator, which applies the proposed Dual Summed Miller Frequency Compensation (DSMFC) on Flipped Voltage Follower (FVF) structure with composite power transistor, is proposed. Validated by UMC 65nm CMOS process, the simulation results have shown that the proposed LDO regulator consumes only 13.2μA at a 1.2V supply, with a dropout voltage of 200mV. At a total...
This paper presents a new micro-power precision sample-and-hold (S/H) circuit for biomedical applications. In conjunction of low-power op-amp circuit design, the switched-capacitor capacitive-reset gain circuit with capacitor-mismatch compensation technique has been used. With this combination, the S/H has features of insensitive to capacitor mismatch, offset, and finite open-loop gain of op-amp whilst...
A micropower high-gain, low-noise differential difference amplifier (DDA) is presented in this paper. The new circuit incorporates the gate-bulk driven transistor pairs for input stage transconductance enhancement; the very high gain folded telescopic cascode structure that permits small headroom operation; and the replica tracking bias that sustains the circuit performance against variations of process,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.