The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper describes the arithmetic principle and discipline of FFT, analyzes rotation factor and data address of the node. It adopts flexible Verilog HDL to design and realize the data address unit of FFT implementation which is 64-point by radix-2. It uses Alter a company's PLD software Quartus II 8.0 (32-Bit) to compile and form top-level entity.
In this paper,based on the principles and structure of the fir filter to design the fir filter. Used the tools of filter design and the signal spectrum analysis in MATLAB to design and analyse 16-order fir filter,and determined the filter coefficients, finally, used Verilog HDL language to code, and used its software of Quartus II to simulate. The result of the simulation shows that the results of...
This paper introduces the IEEE1394 protocol framework and focuses on the design of the link layer and the host controller interface. The design gives the specific design implementations and uses VHDL to give the simulation waveform. The experiments show that the design is successful and could help the 1394 interface designers.
An optimized method to design and implement digital three-phase phase-locked loop (PLL) based on FPGA is presented in this paper. The PLL fits in electric power system as well as other fields. At first, principle and basic structure of the PLL including phase discriminator, loop filter and voltage controlled oscillator (VCO) are introduced, then these modules are designed in VHDL language with blocking...
The network on chips (NoCs) is a promising solution for future on-chip interconnection. In this area, fast and accurate performance evaluation and design space exploration for the NoCs are critical issues. In this paper, we design a NoC prototype which consists of 4 ARM compatible cores and a router-based on-chip network, and implement it on a FPGA device. The performances of this prototype are evaluated...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.