The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposes a novel maximum power point tracking (MPPT) technique on basis of dynamic characteristics of the solar-cell panel with a power electronic converter. The power converter draws a rippled current from the solar-cell panel with designated circuit parameters. Experimental results indicate that the current is constantly out of phase with the voltage when the peak of the rippled current...
This work presents a preliminary analysis on a new 4-level medium voltage multilevel converter topology. The topology is able to reach medium-voltage operation for 3.3 kV and 6.6 kV applications with conventional semiconductors such as IGCTs or HV-IGBTs. The switching states and their equivalent circuits are presented, along with an adapted multi-level modulation scheme based on level shifted PWM...
The hybrid flying-capacitor based active-neutral-point-clamped converter is a recent multilevel converter topology with interesting properties such as high quality output voltage and easy extension to achieve a high number of levels with reduced number of power devices. The control of the flying capacitors of the three-phase converter has been previously carried out by an elaborate control technique...
This paper is devoted to the development of a novel high voltage isolated power supply for the gate driver of integrated Gate Commutated Thyristors (GCT). The proposed power supply is essentially a special high frequency soft switched DC/DC converter, integrating six parallel isolated power supplies (PIPS) in one module where each power supply generates a regulated dc supply for the GCT gate driver...
Vehicle routing problem with simultaneous delivery and pickup (VRPSDP) with strong industrial background has gained wide attention both in academic and engineering fields. A novel quantum-inspired evolutionary algorithm (QEA) with computing the rotation gate using elite mean values based on chaos theory is presented for VRPSDP. A grey binary scheme is develop for individual representation. An efficient...
The first reported RealVideo-embedded video decoder is presented The embedded streaming (e-Streaming) video decoder integrates RealVideo, MPEG-2, MPEG-4, H.264, and VC-1 by 658 K logic gates and 522 Kbits SRAM. In particular, a RealVideo (RV) is fully-reused and is first integrated into our multi-standard video decoder. It explores RV temporal reference method, RV VLD table reduction, multi-stage...
In this paper, self-powered supply (SPS) techniques for gate drivers of different high power switches such as SCRs, IGBTs, GTOs, IGCTs, MOSFETs, and ETOs are surveyed. System configurations and operation principles of selected proposals in the literature are demonstrated. Compared to the external power supplies, SPSs bear the advantages of lower system cost and size, and increased reliability of power...
In this paper, a high frequency soft switch DC/DC converter is proposed for power semiconductors (e.g., GCT, GTO). The proposed design includes six Parallel Isolated Power Supplies (PIPS), each supplying a GCT gate driver at regulated 20 Vdc. Unlike self-powered supply which is design for powering up the switch gate driver for only one specific converter topology such as CSR, VSR, VSI, etc., our design...
A fully-compliant high-definition video decoder LSI for Blu-ray Disc (BD) player is presented. It supports MPEC-2 MP@HL, H.264 HP@L4.1, and VC-1 AP@L3 video decoding in a single chip and features resource sharing and memory management unit to achieve area/throughput efficiency. A test chip is fabricated and integrates 515 K logic gates with 522 Kbits of embedded SRAM in 90nm single-poly seven-metal...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.