The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper examines the single-event effect response of the Xilinx 16nm FinFET XCZU9EG Zynq® MPSoC irradiated with neutrons, 64 MeV protons and thermal neutrons sources. A 16nm FPGA-like test chip was also built for alpha foil testing. Results for single-event upsets on configuration RAM (CRAM) cells and block RAM (bRAM) cells are provided for the programmable logic. In addition, the 1st· Xilinx 16nm...
This paper examines the single-event upset response of a customer memory interface design on the Xilinx 20nm XCKU040 Field Programmable Gate Array (FPGA) irradiated with 64MeV proton source. Results for single-event upsets on configuration RAM (CRAM) cells are provided. The difference between architectural vulnerability factor (AVF) and design vulnerability factor (DVF) of the customer memory interface...
This paper examines the single-event upset response of the Xilinx UltraScale Soft Error Mitigation (SEM IP) software tool irradiated with a 64MeV proton source. The SEM SEU results are then compared to accelerated particle testing results for the Xilinx 20nm Kintex family, collected at LANSCE and Crocker, to evaluate its capability to detect & collect SEU accurately. Furthermore, Xilinx 20nm...
The single-event response of Xilinx 20nm UltraScale Kintex FPGA is characterized using neutron, 64 MeV proton, thermal neutron and alpha foil irradiation sources. Single-event upset and multi-bits upset results are presented.
The single-event response vs. temperature and Vcc supply voltage of the 20nm Kintex UltraScale FPGA is characterized using a 64 MeV proton beam as proxy for atmospheric neutron. Single-event upset and multi-bit upset results are presented.
This paper describes two algorithms that can be utilized in tandem to direct a group of cooperating vehicles into time-varying formations using virtual structures as reference trajectories. The first algorithm is a command generation method to achieve high-precision position control in the presence of wind, and the second algorithm provides flight command overrides to avoid collisions. The command...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.