The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, some key fundamental aspects of Metal / Insulator / Semiconductor contacts as well as practical issues occurring with their implementation are reviewed in order to fully comprehend the opportunities and limitations of this approach.
InGaAs, as a channel material, is an attractive option in order to enhance CMOS performances and continue the downscaling of transistors. In order to make reliable InGaAs-based devices, many aspects must be studied. We have studied the silicide-like formation of contacts for the InGaAs's MOSFET's by solid-state reaction of Ni on InGaAs on InP substrates. Precise comprehension of the so-formed material...
In this work we introduce the use of physical plasmas (e.g. Ar- and He-based plasmas) in order to study the in situ cleaning (prior to metal deposition) of InGaAs layers dedicated to the realisation of self-aligned contacts. For the characterisation of cleaning efficiency, we performed surface analyses like X-ray photoelectron spectroscopy and Fourier transform infrared spectroscopy in attenuated...
This paper deals with the thermal and morphological stabilization of nickel-based silicides and germanides using tungsten and fluorine implantation for 3D monolithic CMOS applications. The incorporation of few % of W and/or F at various steps of the salicide process can successfully address two major issues: the morphological degradation (agglomeration) of NiSi and NiGe layers on one side and the...
We review in this paper some key enabling process integration modules, the development of which will allow pursuing the trend of energy efficiency improvement in sub-28nm FDSOI technologies.
Nanoelectronics will have to face major challenges in the next decades in order to proceed with increasing progress to the sub 10 nm nodes level and face the challenge to approach zero variability. The main requirements will be to reduce leakage currents and reduce access resistances at the same time in order to fully exploit 3D integration at the device, elementary function, chip and system. New...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.