The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 2.4 GHz integer-N frequency synthesizer is implemented in tsmc 0.18-μm CMOS process. This paper proposes a new supply regulated LC-VCO that reduces the impact of process variations and temperature on current consumption and phase noise is proposed, as well as a new single-ended charge pump architecture that offers very high output impedance over a wide output voltage range. This frequency synthesizer...
A frequency synthesizer with low phase noise, low chip area and low power dissipation operating at 5.2 GHz band is provide and processing 0.18-um CMOS from TSMC. The proposed design can be used for healthcare applications such as body sensor network. The proposed frequency synthesizer with a cross-coupled negative-resistance multiple-gated circuit (NRMGC) LC-tank voltage-controlled oscillator (VCO)...
This paper presents low-power radio-frequency identification (RFID) technology for intelligent healthcare systems. The proposed a 1-V 8-bit successive approximation register (SAR) analog-to-digital converter (ADC) implemented in TSMC 0.18-um CMOS process is presented. By applying SAR control logic that reduces half comparator and digital circuit power consumption, the provided SAR ADC achieves low...
A continuous-time quadrature band pass sigma-delta (σδ) modulator consisting of a chain of integrators with weighted capacitive feed forward summation (CICFF) topology is presented for long-term evolution (LTE) network optimization and green application. The main advantage of the proposed modulator adopts the weighted capacitor technology to save a feed forward summation...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.