The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, an IGBT gate driver IC with a collector current sensing circuit and an on-chip CPU for digital control is presented. The IC is fabricated using TSMC's 0.18 μm BCD Gen-2 process. This technique is based on the unique Miller plateau relationship between the gate current and collector current (Ig and IC) for a particular gate resistance (Rg), and allows for a cycle by cycle measurement...
A gate driver IC with programmable output resistance (Rout) capable of performing current balancing for parallel connected IGBTs is presented in this paper. This novel method is to dynamically adjust the gate driver Rout to minimize the difference in the turn-on/off delay times between parallel connected IGBTs. The programmable gate driver Rout is implemented using a segmented output stage technique...
In this paper, a segmented IGBT gate driver IC for mitigating IGBT turn-on IC over-shoot is presented. The proposed IC is fabricated using TSMC's 0.18 μιη BCD Gen-2 process. Unlike existing IC over-shoot reduction techniques, the proposed technique does not require significant additional external components or an increase in turn-on energy. During turn-on, the gate driver is controlled such that (dV...
A gate driver IC with programmable driving strength to reduce conducted electromagnetic interference (CEMI) in SMPS is presented in this paper. The solution presented is to dynamically adjust the gate driving strength (output resistance Rout) at the arrival of each gate pulse to minimize CEMI while maintaining low switching loss. Dynamically adjusting Rout is not possible with conventional gate driver...
We develop a novel MEMS microphone with a wide dynamic range. The microphone has two channels and consists of two condensers, a single diaphragm and a backplate. Each channel has a different role. The Normal channel has higher sensitivity and an intermediate dynamic range, whereas the High channel has lower sensitivity and a higher dynamic range. By switching the two channels to correspond to sound...
This paper presents an integrated 6V to 1V, 3W DC-DC converter with a novel one-step dead-time digital controller designed for 40V 0.25μm CMOS technology. The proposed one-step digital control scheme can continuously optimize the dead-times for the turn-on and turn-off of the power MOSFETs. Comparing with previously reported dead-time optimization techniques, this work can achieve quick and accurate...
A fully integrated DC-DC converter with digitally controlled dual output stages is introduced in this paper. An auxiliary output stage is added in parallel to the main output switching stage to mitigate the trade-off between fast load transient response and high power conversion efficiency. A 12V-to-1V, 3W voltage-control-mode prototype converter is designed and fabricated with TSMC 0.25μm 40V process...
In this paper, the transistor sizing of an auxiliary output stage in a digitally controlled transient suppression system for fully integrated point-of-load (POL) DC-DC converters is investigated. The auxiliary output stage is added in parallel to the main output switching stage to help reduce output voltage deviation during load transient. The sizing of the auxiliary output stage in relation to the...
Fast load transient response and high power conversion efficiency in DC-DC converters have conflicting requirements on the size of the inductor. In this paper, an integrated point-of-load (POL) DC-DC converter with an smaller auxiliary output stage added in parallel to the main output switching stage to help reduce the output voltage deviation during load transient is investigated. The transistor...
This work presents a novel energy conservation technique based on predicting the load current of a DC-DC converter that may feed a variety of loads, such as speakers and displays. The predicted load cnrrent is used to dynamically adjust the size of the output stage transistors and to switch into PFM mode to maximize the instantaneous converter efficiency. By using a segmented output stage, the trade-off...
In this paper, we derive an analytical expression of the H2 performance limit based on state space representation. In order to focus on effects of non-minimum phase properties, we express systems as a series connection of a rational transfer matrix and a scalar inner function. The final result, given as a functional of the inner function, helps us to understand how achievable H2 performance deteriorates...
This paper presents a 4 MHz, 0.9 W digitally controlled DC-DC converter with a miniature planar inductor for 1.8 V portable devices. In applications such as cellular phones, it is crucial to achieve high conversion efficiency over the entire load range. A binary-weighted segmented power stage is used to dynamically optimize the converter efficiency by reducing the gate-drive losses at mid-to-light...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.