The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Among eco-friendly electric vehicles, some incorporate DC/DC converters in their electrical drive systems to make full use of their power sources. For increasing the power density of the converters, a 3-phase interleaved converter using an inductor set of inductors and close-coupled inductors is investigated. The inductor set of a 3-phase topology is shown to be smaller in size and lose less power...
The DC-DC converter using coupled inductors is known as one of the topologies that achieve higher power density. This paper focused on this topology especially using extreme close-coupled inductors (ECCI). Following the elucidation of design guidelines for the coupled inductor theoretically, the superiority of the interleaved converter using ECCI in terms of reducing the size and losses in the magnetic...
This paper presents a new method for power decoupling control of single phase AC/DC converters using three switch poles to achieve unity power factor operation at AC side and power decoupling function at DC side. The method proposed compensate the pulsating power at twice the grid frequency by absorbing low frequency ripple current to a DC decoupling capacitor through the third switch pole operation...
This paper introduces a 10 A 12 V single chip digitally-controlled DC/DC converter IC based on the low cost 0.6 um BiCD process. This IC includes the digital pulse width modulator (DPWM) module with the dead-time programmability. The average time resolution is 1.22 ns at the clock frequency 25 MHz on 0.6 um process. This resolution is as same as that for the counter-based DPWM with the clock frequency...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.