The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The embedded strain gauges in a PQC-TEG were applied to the measurement of the change of the residual stress in a transistor structure with a 50-nm wide gate during thin film processing. The change of the residual stress was successfully monitored through the process such as the deposition and etching of thin films. In addition, the fluctuation of the process such as the intrinsic stress of thin films...
The thymus is a critical organ for the elimination of autoreactive T cells by apoptosis. We studied the expression of apoptosis-associated genes, bcl-xL, bad, caspase-3, and c-myc family genes in myasthenia gravis (MG) thymuses. We observed that the mRNA levels of myc family genes, c-myc and max, were markedly reduced in MG thymuses. These results indicate that c-myc-mediated signaling is abnormal...
Interconnect delay is dominant in today's high speed VLSI circuits and there have been various studies on ways to resolve it. A repeater insertion tool "RePertory" has been developed to solve the interconnect timing problem on a 300 MHz 128-bit 2-way superscalar microprocessor. Because of its practical simple algorithm, the location of over 5700 repeaters distributed over 5 modules is calculated...
Design methodologies and CAD for "Emotion Engine" LSI are presented with emphasis on practical aspects of verification and timing closure. A combination of simulation, emulation and formal verification ensured the functional first silicon for system evaluation. In order to control wire delay in early design stage, floor plan based synthesis and wire load estimation are adopted for quick...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.