The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We discuss detailed characteristics of a polarization-division-multiplexed quadrature-phase-shift-keying (PDM-QPSK) modulator with a hybrid configuration of silica planar lightwave circuits (PLCs) and LiNbO3 (LN) phase modulators. With a polarization multiplexing circuit consisting of a half-wavelength plate (HWP) and a Mach-Zehnder-type polarization beam combiner (PBC) in a PLC, the modulator outputs...
A hybrid optoelectronic buffer consisting of burst-mode compliant optical interfaces and CMOS RAM is demonstrated. With its ability to process 10-Gbit/s arbitrary-length asynchronous optical packets, the buffer is capable of supporting a variety of network services (QoS, multicast routing, etc.).
We developed a planer lightwave circuit (PLC) based chirp managed laser (CML) integrated into XFP. The module achieved 300-km transmission at 10 Gb/s without any optical or electrical dispersion compensation.
A chip-scale-packaged photodiode (CSP-PD) for in-line optical power monitoring was integrated on top of a 2.5%-Delta silica-based planar lightwave circuit (PLC) with out-of-plane micromirrors. By using a spotsize converter (SSC) to suppress the beam divergence and by improving the micromirror fabrication process, we obtained a high responsivity of 0.7~ 0.9 A/W.
We developed a 32ch reconfigurable optical add multiplexer that incorporates inline tap-monitors fully integrated on a silica PLC chip by using a surface-mounting technique for the monitor PD. This paper outlines the technology and the developed module.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.