The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Notice of Violation of IEEE Publication Principles??A Single-Conversion SiGe BiCMOS Satellite TV LNB Front-End Using an Image Reject Mixer and a Calibrated Full-Rate VCO??by Maxim, A.; Gheorghe, M.; Smith, D.;in the Proceedings of the IEEE Custom Integrated Circuits Conference, 2007. CICC '0716-19 Sept. 2007 Page(s):97 - 100After careful and considered review, it has been determined that the above...
Notice of Violation of IEEE Publication Principles??A SiGe BiCMOS 9.75/10.6GHz Frequency Synthesizer for DBS Satellite LNB Down-Converters Using Half-Rate Oscillators??by Maxim, A.; Gheorghe, M.; Turinici, C.;in the Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2006After careful and considered review, it has been determined that the above paper is in violation of IEEE's Publication...
Notice of Violation of IEEE Publication Principles"A -85dBc Reference Spurs Quadratude 1-2.5GHz Dual-Path Sampled Loop Filter CMOS PLL with sub-1??rms Phase Noise"by Maxim, A.; Gheorghe, M.;in the 2006 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. San Francisco, CA, 2006After careful and considered review, it has been determined that the above paper is in violation of IEEE's...
Notice of Violation of IEEE Publication Principles??9.75/10.6GHz SiGe PLL for LNB Satellite Front-Ends Using Half-Rate Oscillators??by Maxim, A.; Gheorghe, M.; Turinici, C.;in the Digest of Technical Papers, IEEE Symposium on VLSI Circuits, 2006. Page(s):41 - 42After careful and considered review, it has been determined that the above paper is in violation of IEEE's Publication Principles.Specifically,...
Notice of Violation of IEEE Publication Principles??A sub-Ips rms jitter 1-5GHz 0.13??m CMOS PLL Using a Passive Feedforward Loop Filter with Noiseless Resistor Multiplication??by Maxim, A.; Gheorghe, M.in the IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2005. Digest of Papers.After careful and considered review, it has been determined that the above paper is in violation of IEEE's Publication...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.