The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Adopting silicon capping layer is a promising method reducing the defect of interface between gate dielectric and SiGe deposition layer in the technology of manufacturing nano-scale devices and avoiding Ge atom diffusion into the gate dielectric or increasing the channel surface roughness. However, the junction leakage at refilled SiGe source/drain technology becomes worse. Through the deliberate...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.