The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
With silicon carbide (SiC) MOSFETs becoming commercial available, high switching frequency is a prevailing trend to increase the power density and efficiency in power converters. Nevertheless, the device performance is critically determined by the values of parasitic inductances, where negative effects such as switching oscillations are usually presented. It is more likely troublesome for power modules...
This letter proposes a new shield gate (SG) trench MOSFET structure, which utilizes a p-n-doped polysilicon refill as the SG electrode to minimize the total output capacitance or charge. TCAD simulation is carried out to compare the proposed and conventional device structures. It is shown that the proposed structure offers 30% lower $\text{Q}_{\text {OSS}}$ and 18.2% reduction of inductive switching...
This paper investigates the use of stacked depletion-mode n-channel MOSFET (D-MOS) for RF switch applications. Compared to the commonly used enhancement-mode MOSFET (E-MOS), the D-MOS transistor offers a significant reduction in on-state resistance (RON) and off-state capacitance (COFF) simultaneously and an excellent figure of merit (RonX Coff) of 134fs (roughly 3X improvement) can be achieved. With...
Next Generation Sequencing (NGS) is gaining interests due to the increased requirements and the decreased sequencing cost. The important and prerequisite step of most NGS applications is the mapping of short sequences, called reads, to the template reference sequences. Both the explosion of NGS data with over billions of reads generated each day and the data intensive computations pose great challenges...
The explosion of Next Generation Sequencing (NGS) data with over one billion reads per day poses a great challenge to the capability of current computing systems. In this paper, we proposed a CPU-FPGA heterogeneous architecture for accelerating a short reads mapping algorithm, which was built upon the concept of hash-index. In particular, by extracting and mapping the most time-consuming and basic...
Over the past decades, we noticed huge advances in FPGA technologies. The topic of floating-point accelerator on FPGA has gained renewed interests due to the increased device size and the emergence of fast hardware floating-point library. The popularity of FFT makes it easier to justify spending lots of effort doing detailed optimization. However, the ever increasing data size in some compelling application...
The article will provide an idea to investors for review and investment decision-making without errors through the analysis on the existing hydropower projects through the use of funds and financing plan, sale estimates, the total cost, current assets, loan and repayment term, profits and distribution, solvency, profits ability and the financial sensitivity.
The emergence of embedded and multimedia applications, which have a data-centric favor to them, have great influences on the design methodology of future systems. The 2D FFT is of particular importance to these applications. In this paper, leveraging the reconfigurable features of off-the-shelf FPGAs, we propose a stream architecture that is suitable for accelerating 2D FFT with variable and non-power-of-two...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.