The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a retention/ pulse frequency modulation (PFM)/ pulse width modulation (PWM) mode dc–dc buck converter with adaptive zero current detector (AZCD) and spread spectrum clock generation (SSCG) for IoT/Wearable systems. The proposed dc–dc buck converter is capable of handling loads from 10 μA to 20 mA with high efficiency by applying triple mode (retention mode, PFM mode, and PWM mode),...
This paper presents a low-power time integrator and its applications in an all-digital first-order ΔΣ time-to-digital converter (TDC). The time integrator is realized using a bi-directional gated delay line (BD-GDL) with time variable to be integrated as the gating signal. The integration of the time variable is obtained via the accumulation of the charge of the load capacitor and the logic state...
This paper presents a fully differential bi-directional gated delay line (BD-GDL) time integrator and its application in an all-digital first-order ΔΣ time-to-digital converter (TDC). The BD-GDL time integrator performs simultaneous time integration and multi-bit quantization, allowing rapid time integration and quantization with minimum power consumption. The nonlinearity of the BD-GDL time integrator...
This paper presents a DC-DC buck converter with Phase-Locked Loop (PLL) to generate the constant switching frequency regardless of Process, Voltage, Temperature (PVT) variations. When the input range is from 8 V to 20 V, the proposed DC-DC buck converter with PLL is implemented to have over 90 % efficiency in heavy load current of 1.0 A. also to reduce the size of the external device while maintaining...
In this paper high speed single output synchronous dc-dc boost converter is presented with type-III compensation network for power management in smart devices. Due to its quicker response time, it can handle load changes quickly as compared to other control techniques. Calculated phase margin and gain makes oscillation free output transient response. Input voltage is 1.8V, Inductance used is 600nH,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.