The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a novel Field Programmable Gate Array (FPGA) architecture for hardware implementation of Multilayer Feedforward Neural Networks (MFNNs) suitable for Digital Pre-Distortion (DPD) technique. This architecture consists of a single neuron, several storage units and multiplexors that allow the reconfiguration via software of the FPGA to handle different numbers of inputs, layers, neurons...
In this paper the hardware implementation of a NARX neural network algorithm using a Field Programmable Gate Array (FPGA) is presented. A NARX network is a Recurrent Neural Network (RNN) suitable for modeling nonlinear systems with promising results for the modeling of the inverse characteristics (AM/AM and AM/PM) of Power Amplifiers (PAs). The implementation is realized in the Xilinx ISE tool with...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.