The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper introduces a design and implementation of Hybrid approaches to control a wings valve using BLDC motor for a Aircraft. The control architecture consists of two layers of control, namely the opening and close speed associated control and the torque assist control. This has been realized by torque sensor and sensor interfaced in the DSP. A disturbance observer (DOB) based controller using...
We propose a novel FIR filter architecture that mitigates sub-critical timing violations as they occur in the pipeline structure by momentarily bypassing affected coefficients. Timing violations are detected using known in situ circuit-level techniques based on late transition detection at timing end points. The approach enables operation with a small but non-zero logical error rate, such that process,...
The Nyquist rate was derived using infinite time interval. But all our applications are based on finite time intervals. In digital communications we repeat our processes usually over the symbol time interval. The Nyquist rate will provide very few samples on this small interval. It will be very difficult to recover the symbol function from so few samples. In this paper we provide a mathematical proof...
In state-of-the-art digital signal processing (DSP) and graphics applications, the arithmetic sum-of-product (SOP) is an important and computationally intensive operation, consuming a significant amount of area, delay and power. This paper presents a new algorithmic approach to synthesize a non-timing critical SOP block in an area-efficient and power-efficient way, which can be very useful to reduce...
In modern digital signal processing and graphics applications, the shifter is an important module, consuming a significant amount of delay. This brief presents an architectural optimization approach to synthesize a faster barrel shifter block, which can be useful to reduce the delay of the design without significantly increasing the area. We have divided the problem of generating the shifter into...
In state-of-the-art digital signal processing (DSP) and graphics applications, the shifter is an important module, consuming a significant amount of delay. This paper presents a new architectural optimization approach to synthesize a faster barrel shifter block, which can be very useful to reduce the delay of the design without significantly increasing the area. We have divided the problem of generating...
In state-of-the-art Digital Signal Processing (DSP) and Graphics applications, multiplication is an important and computationally intensive operation, consuming a significant amount of delay. The final carry propagate hybrid adder inside a multiplier plays an important role in determining the performance of the multiplication block. This paper presents an algorithmic approach to generate the optimal...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.