The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a systematic approach to finding an optimized switching sequence for a current steering DAC to reduce the static non-linearity is presented. A methodology for calculating the error patterns of a particular process is explained. Also, a novel algorithm is proposed to find an INL bounded optimized switching sequence for any gradient profile which can even compensate for the linear gradient...
This paper presents the design of a third order, low power fully integrated phase-locked loop (PLL) with a wide range of 1.7GHz to 2.5GHz using UMC180nm CMOS technology. The model designed has a conventional Integer-N PLL based frequency synthesizer architecture with design modifications to the voltage controlled oscillator (VCO). The post layout results reveal that the jitter of the PLL after it...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.