The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A digital control loop scheme for a high speed PLL is suggested to detect amplitude errors at the output of the oscillator. Reliability specifications of the PLL are likely to be violated in case of excessive output swing in the oscillators. In addition, low amplitude swings will have negative influences on the phase noise of LC oscillators. As a result, the performance and reliability of the PLL...
A 3600-MHz phase-locked loop based frequency synthesizer for UMTS applications has been developed in 0.18 m CMOS. It incorporates a VCO frequency and loop-gain calibration technique that allows an integrated VCO frequency tuning range of 28% and a low VCO gain ( of 30 MHz/V. The loop-gain calibration can compensate for not only variations in VCO gain and divider modulus, but also charge-pump...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.