The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A up-conversion ring mixer is presented in this paper using 0.18 μm standard CMOS technology. By employing a weak inversion biasing technique, the ring mixer can operate at low dc consumption power and low LO drive power while maintaining reasonable conversion gain. The MMIC exhibits flat measured conversion gain of 2 ± 2 dB from 15 to 34 GHz via 3 dBm of LO drive. At low LO drive power mode of 0...
A 5 GHz fully integrated low‐power phase‐locked loop (PLL) was designed and fabricated on 0.18‐μm CMOS process. To achieve low power consumption, the transformer feedback VCO and high speed true single phase clock (TSPC) divider were adopted. A rail‐to‐rail buffer amplifier was incorporated between the VCO and TSPC divider chain to provide full voltage swing for TSPC input. In addition, dual varactor...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.