The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this study, numerical, analog and digital circuit modellings were presented with 3 dimensional, continuous, autonomous new chaotic system. Lyapunov exponentials spectrum and bifurcation diagram were presented with timing series of the new chaotic system, phase portraits and Lyapunov exponentials, equilibrium points, dissipativity analyses. Then, analog-based electronic circuit of the new chaotic...
In this study, steady-state visual evoked potential based brain computer interface design and implementation was being carried out. A portable and affordable EEG device was used to obtain brain signals. Computer monitor were preferred as visual stimuli source. In offline and online experiment, for detection of target visual stimulus selected by user, the amplitude of the EEG signal components, which...
In this study, the continuous-time, autonomous, 3D chaotic system having golden-section equilibra which is recently presented in the literature is implemented firstly as discrete time on an FPGA. In this design, the 3D chaotic system was programmed in 32-bit IQ-Math (16I-16Q) fixed-point number format using VHDL and Heun algorithm. The designed system has been synthesized and tested, using Xilinx...
In this study, a new continuous-time autonomous chaotic system has been presented and implemented on FPGA. Presented a new chaotic system has been designed using the IEEE 754-1985 floating-point format and implemented using Heun algorithm with VHDL language. The designed system has been synthesized and tested on Xilinx Virtex-6 FPGA chip. According to the test results, operation frequency of the FPGA-based...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.