The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Spleen tyrosine kinase (SYK) is indispensable in B‐cell receptor signalling. SYK inhibitor entospletinib demonstrated clinical efficacy in patients with chronic lymphocytic leukaemia (CLL). However, pharmacodynamic effects of SYK inhibition in CLL cells and immunomodulatory effects of B‐cell receptor‐signalling inhibitors in patients with CLL are poorly understood. We conducted a phase 2 trial of...
This paper presents signal and power integrity analysis of a double-sided flip-chip package. A memory controller is attached on one side of the organic substrate, and 3D-stacked, disaggregated memory chips, integrated with through silicon vias (TSVs), are connected on the opposite side. The signaling path of this 3D memory system consists of a short channel consisting of wafer-level redistribution...
A memory system that meets the bandwidth, power efficiency, and capacity needs of future computing systems is presented in this paper. A 6.4 Gbps single-ended DDR memory interface for the controller and the DRAM was designed in a 28-nm CMOS process for a main memory system with dual-rank DIMMs. The architecture features a novel clocking scheme, per-pin timing adjustment, dynamic point-to-point signaling...
This paper presents a double-sided flip-chip package. The package consists of a memory controller on one side of an organic substrate, and 3D-stacked, disaggregated memory chips, integrated with TSVs, on the opposite side. Thermal isolation is one of the key motivations for this configuration. Co-design of all physical layers is required to optimize the integrated 3D package within electrical and...
Power-efficiency results from several generations of I/O interfaces with specific goals are presented as well as the tradeoffs made within and across those designs. Foundational work in active-power reduction at a single rate for a symmetric system, the subsequent application of that work to a burst-mode asymmetric interface, and recent research on low-overhead bursting are discussed. Dynamic voltage...
Accurate cathode temperature measurements in a vacuum have been an engineering problem since the advent of the vacuum electron device (VED) over 100 years ago. Cathode temperatures are commonly characterized in a bell jar using various IR pyrometer instruments, but the resulting data is typically qualitative as opposed to the quantitative data that is needed for long term quality control of cathode...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.