The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Distributed wireless sensor applications are useful for visualizing spatially and geographically related data such as location, neighborhood, weather, and measuring specific changes in the environment. Desires to augment these interfaces with additional specifications needed for distributed applications such as Power-Aware, Fault-tolerance and Processor agnostic deployment requirements have led to...
This paper describes an efficient low-power static logic family in GaAs. Its behaviour mimics the one of CMOS, by compensating the lack of complementary transistors by the use of complementary logic signals. This Pseudo-Complementary FET Logic (PCFL) is fully compatible with Direct Coupled FET Logic. An original bootstrapping technique compensates the level degradation due to the use of enhancement-mode...
A simple CMOS analogue nonlinear network is presented which can be used as a very efficient means of defining the learning neighbourhood in analogue or digital VLSI realisations of Kohonen maps. The number of components is minimal and the detection of the neighbourhood is facilitated by a steep voltage drop at its boundary.<<ETX>>
This paper describes a compact implementation of a three synapse Kohonen neuron with learning capability, using a standard CMOS technology. The synaptic weights are stored on a capacitor as a discrete voltage, input signals are frequency coded pulse streams and special pulse stream arithmetic is used to perform synaptic multiplication and learning.
The design of a very compact MOS multivalued memory is described. The system is capable of storing and refreshing several different analogue voltages on a capacitor. This memory is applicable to the storage of weighting values in hardware implementations of learning neural networks. Experimental results are reported.<<ETX>>
We describe a general VLSI architecture for the computation of arithmetic expressions including floating-point trancendental functions. This architecture is divided in three parts: a communication machine, the control part of a computation machine and the operative part of this computation machine. In order to compute the most usual trancendental functions, we introduced some general algorithms, presented...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.