The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Amongst the video compression standards, the latest one is the H.264/AVC. This standard reaches the highest compression rates when compared to the previous standards. On the other hand, it has a high computational complexity. This high computational complexity makes it difficult the development of software applications running in a current processor when high definitions videos are considered. Thus,...
This paper presents the design of a wide band two-stage CMOS voltage-controlled ring oscillator based on the Maneatis cell. The VCO is designed for a frequency synthesizer module that generates local oscillation (LO) frequencies over a large bandwidth, targeting a multi-band acquisition system. The goal is a wide operating frequency tuning range of 400 MHz - 1.4 GHz in the VCO with low power consumption,...
This paper addresses the analysis and design of an upconversion mixer suitable for a multi-band analog interface for CMOS SOCs. This block must relocate an input signal from 3 different frequency bands (FM, VHF/UHF and CDMA/GSM) to a fixed IF frequency of 1.4 GHz. The mixer architecture is based on a Gilbert Cell and multi-tanh linearization technique, providing the required gain and linearity for...
Mismatch and noise may impact the performance of integrated Bandgap voltage references. A usual solution to mitigate the impact of mismatch on performance is to include a trim circuit in the design. This technique results in more die area and longer test times. If the trim range is reduced, area and test time may be saved. Other factor that may also limit the performance of BGR circuits is the output...
Errors caused by tolerance variations and mismatches among components severely degrade the performance of integrated circuits. These random effects in process parameters significantly impact manufacture costs by decreasing yield and so by including extra-circuits for adjustment. In this paper we propose a design methodology based on the Pelgrom's MOS transistor-mismatching model devices. Our main...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.