The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
CDMA uses unique spreading codes to spread the baseband data before transmission. The signal is transmitted in a channel, which is below noise level. The receiver then uses a correlate to dispread the wanted signal, which is passed through a narrow band pass filter. Unwanted signals will not be dispread and will not pass through the filter. Codes take the form of a carefully designed one/zero sequence...
As power consumption is becoming a key issue in cellular network and base transceiver station is the heart of cellular network. Because of less expensive and effective concern of network operators, energy consumption of the infrastructure of cellular networks has become a popular research topic. The energy saving at base transceiver station can be achieved by using three basic power saving phenomena's:...
Adaptive Channel Estimator is a most important research topic in wireless communication. Here we have to reduce the error from the received signal which may be corrupted by the environmental reason or due to the multipath fading. In this paper we are concentrated more on the hardware implementation of Adaptive filter using LMS algorithm which has been synthesized within FPGA. In this paper our main...
A digital phase-locked loop (DPLL) is designed using 0.18 mm CMOS process and a 3.3 V power supply. It operates in the frequency range 200 MHz-1 GHz. The DPLL operation includes two stages: (i) a novel coarse-tuning stage based on a flash algorithm, and (ii) a fine-tuning stage similar to conventional DPLLs. The flash portion of the DPLL is made up of frequency comparators, an encoder and a decoder...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.