The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper completes the discussion of issues related to models and methods for peak-current-controlled SEPIC (PCC-SEPIC) design aimed at achieving intrinsic stability of the current loop. In the companion paper (Part I) a new model of peak current control for SEPIC has been introduced. This model takes into account the role played by the coupling capacitor in identifying reliable stability boundary...
This paper and the companion Part II discuss issues related to models and methods for Peak-Current-Controlled SEPIC design aimed at achieving intrinsic stability of the current loop. This paper shows that the reliable stability limit for the ratio between output and input inductances, such that intrinsic stability of current loop is guaranteed for whatever value of compensation ramp slope, can be...
This paper presents a novel method for the design of passive components for battery powered SEPIC dc-dc switching regulators. The method is based on use of Acceptability Boundary Regions (ABR), which determine an area, in the space of parameters, corresponding to commercial components which ensure acceptable voltage ripples, fulfillment of maximum allowed power dissipation, and non pulsating source...
This paper presents a novel method for optimal selection of passive components of current controlled SEPIC dc-dc switching regulators, aimed at preventing converterpsilas current loop instability. The source of current loop instability is a couple of complex right half plane zeros of open loop duty-to-output transfer function. The stability is achieved by identifying real inductors and capacitors...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.