The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 1.2 V 12 b 30 MS/s pipelined ADC, implemented in a 65 nm standard CMOS technology, achieves an SNDR of 65.1 dB with a rail-to-rail 4.7 MHz input. A capacitive reference scaling technique is proposed to alleviate the high gain requirement of the opamp and a wide input range of 2.4 Vp-p differential for low voltage operation in the nanometer domain. The prototype ADC dissipates 18 mW and occupies...