The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A static and a dynamic frequency divider based on enhancement and depletion 0.2 μm gate length AlGaAs/GaAs-HEMT (fT = 60 / 55 GHz) technology were designed and fabricated. High-speed operations up to 31 GHz and 39 GHz for the static and dynamic frequency divider, respectively, have been achieved. The single-ended input and differential output to ground simplify many applications. The power consumption...
An IC for 20 Gb/s clock recovery and data decision was realised using 0.3 ??m gate-length QW-HEMTs. A narrow-band regenerative frequency divider with on-chip resonator filters is used for the clock recovery. The parallel processing concept is accepted for the data decision. The complex IC was tested on wafer using 5 and 10-Gb/s input data. The desired 10-GHz clock signal and regenerated data signals...
An integrated laser diode voltage driver (LDVD) making use of enhancement/depletion AlGaAs/GaAs quantum well high electron mobility transistors (QW-HEMTs) with a gate length of 0.3 μm has been developed. Its large signal bandwidth was 12 GHz. Eye diagrams of the output signal at bit rates up to 8 Gbit/s showed an opening like that of the input signal. Increasing the bit rate of the input signal by...
A high speed 2:1 multiplexer circuit in source coupled FET logic has been developed and fabricated using a recessed gate process for enhancement and depletion transistors with 0.3μm gate length. First results show a data rate of over 20 Gbit/s at 5 V supply voltage and 250 mW power consumption. The output voltage swing is adjustable between 0.3 V and 0.8 V for a 50 Ohm load. The out-put level can...
To increase performance of GaAs LSI digital circuits, a 0.5 μm recessed gate process has been developed and utilized for an 8??8-b parallel multiplier. The chip contains about 3000 heterostructure field effect transistors and has a power consumption of 1.5 W. The best results of the maximum multiplication time measured were below 2.5 nsec.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.