The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper describes the design considerations and performance of the highest frequency phase-locked loop (PLL) reported to date. The PLL was fabricated in a 0.13-μm SiGe BiCMOS process and integrates on a single die: a fundamental-frequency 86-92 GHz Colpitts voltage-controlled oscillator (VCO), a differential push-push 160-GHz Colpitts VCO with two differential outputs at 80 GHz, a programmable...
This paper motivates the use of continuous-time delta-sigma data converters for bandwidths above 100 MHz. Lowpass and bandpass designs implemented in SiGe BiCMOS and clocked at 20-50 Gb/s are described in the context of radio applications. Next, the viability of key building blocks is investigated in 65-nm GP CMOS including measurement results of a new opamp that achieves 50 dB of gain with 10 GHz...
In this paper, we presents the design and implementation of a BiCMOS operational amplifier topology that operates from a 2.5 V supply and achieves record gain-bandwidth performance. First, a fully-differential, single stage folded-cascode with tunable common-mode feedback is described. In order to improve the DC gain of this circuit, a second version is implemented with differential gain boosting...
This paper presents a wideband continuous-time DeltaSigma-modulator intended for multi-gigabit OFDM receiver applications. Two versions of the circuit were fabricated in a 130-nm SiGe BiCMOS process with 170 GHz fT in order to investigate the effect of finite quantizer gain and delay on dynamic range. The ADC achieves an SNDR of 44.3 dB over a 500 MHz passband and an SNDR of 37.1 dB over a 1 GHz passband...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.