The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In modern commercial FPGA EDA tools, modular design is very common to reduce the development time. This paper introduces a new method of modular design and module connection based on relocatable P&R constraints, where users can build their own module library and invoke these modules easily. A routed file from the module library can be directly used as a module which can be placed in the user-specified...
Endoscopic surgery is indispensable from the current surgical procedures. Conventional endoscope systems produce two-dimensional (2D) colored video images which do not provide surgeons an actual depth perception of the scene, while the current existing three-dimensional(3D) endoscope mainly adopts a dual-CCD camera structure with the size of 10mm or more. In this paper, a Ø5-mm, 3D endoscope system...
This paper introduced the implementation of differential quadrature phase-shift keying (DQPSK) precoder employing parallel prefix network (PPN). Kogge Stone (KS) adder is a typical parallel PPN algorithm. An ameliorated KS algorithm was proposed and realized to achieve the precoder. With 78Mb/s and 128 parallel channels, 20 Gb/s DQPSK precoder was implemented in ML523. Results showed that the minimum...
Static-random-access-memory(SRAM)-based field programmable gate arrays (FPGAs) consists of 50% ~70% routing resources. A simple programmable interconnect point (PIP) is a switch controlled by SRAM configuration cell connecting two wires. A novel traverse algorithm targeted for the detection of PIP open faults is proposed. Experimental results run on the Fudan design system (FDS) platform show that...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.