The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Network applications need to be fast and at the same time provide security. In order to minimize the overhead of the security algorithm on the performance of the application, the speeds of encryption and decryption of the algorithm are critical. To obtain maximum performance from the algorithm, efficient techniques for its implementation must be used and the implementation must be tuned for the specific...
Random Number Generators (RNGs) play an important role in cryptography. The security of cryptographic algorithms and protocols relies on the ability of RNGs to generate unpredictable secret keys and random numbers. This paper presents an implementation of Side Channel Attack resistant Galois Ring Oscillator (GARO) based True Random Number Generator (TRNG) on FPGA. To study and prove the robustness...
Micro-architecture design and analysis of a RISC-V instruction set processor has been articulated in this paper. Instruction Set Architectures (ISAs) for processors from Intel, AMD, Intel, MIPS etc. is protected through IP Rights and Infringements. Few ISAs do exist as open-source viz. Open RISC, SPARC, RISC-V etc. RISC-V ISA has been evolved from the efforts at University of California, Berkeley...
This paper details the modeling, simulation and experimental analysis of piezoelectric energy harvester designed for low power devices like wireless sensor network nodes. The ultimate goal of this work is to harvest the energy available in the vibration environments viz. industrial machineries, ducts, automobiles systems, road infrastructures, railway tracks etc. Efficient extraction of energy from...
Power Integrity and its influence on system performance have become very important in deep sub-micrometer technology design. A robust power distribution network (PDN) is required to provide power within specified tolerance to ensure reliable operation of circuits in a system. Modeling a good PDN and performing power integrity analysis is very essential with low voltage, high transient current, high...
Due to increasing demand for more bandwidth and higher data rates, the design complexity and constraints of high performance digital system have increased rapidly. Apart from the circuit design challenges, high speed interconnects have brought new challenges in signal transmission integrity and timing requirements. It is known that memory play a vital part of high performance digital system and, the...
Wireless sensor node or end device or mote is an entity which gathers information from the sensors and communicates to a remote location through set of routers and gateway. The reliability, availability, periodic verification of its healthiness etc. are paramount important for enhancing the usability of WSN system for practical applications. The above can be fulfilled, by adopting various hardware...
Secured Hashing Algorithms are used to ensure the integrity and authenticity of data and data origin in order to achieve higher level of security. A proposed design for SHA-2 hashing functions (SHA-224, SHA-256, SHA-384, SHA-512) are implemented with fully iterative and pipelined architecture using Verilog HDL. For every hashing operation, throughput per slice plays a major role in optimized hardware...
Data conversion operations are important and essential part of floating point units in a processor and typical instructions include conversion between various precisions, integer to floating point and vice versa, floating point to fixed point and vice versa etc. Besides few processors have instructions to round and truncate data, sign injections, move data between co-processors registers and general...
Floating point operations are important and essential part of many scientific and engineering applications. Floating point coprocessor (FPU) performs operations like addition, subtraction, division, square root, multiplication, fused multiply and accumulate and compare. Floating point operations are part of ARM, MIPS, and RISC-V etc. instruction sets. The FPU can be a part of hardware or be implemented...
This paper presents the hardware implementation of 2.4 GHz Narrowband Physical Layer for Wireless Body Area Network (WBAN) based on IEEE 802.15.6-2012 standard. Major building blocks of PHY transceiver such as CRC, spreader, interleaver and scrambler were individually designed and integrated. To avoid the inherent limitation of the data transmission and to achieve higher reliability especially for...
This paper presents a Fast Fourier Transform (FFT) processor optimized for both ‘area’ and ‘frequency’. The processor architecture is deeply pipelined Radix-2 butterfly unit, 1024 point, 64bit Fixed Point input with 32bit real and 32bit imaginary, Decimation In Time (DIT) FFT processor on Field Programmable Gate Array (FPGA). The proposed architecture is based on Dual RAM Ping-Pong Burst I/O with...
This research and development on conversion co-processor presents an abstract- level hardware implementation of the conversion between various number formats for FPGAs in modular way. Replacing the floating point expressions with specialized integer or fixed point operations can greatly improve the system performance in several applications. The replacement requires several types of conversions from...
This paper presents the FPGA implementation of Narrowband Physical Layer architecture for Wireless Body Area Network (WBAN) based on IEEE 802.15.6-2012 standard. An abstract level hardware implementation of the most matured Narrowband (NB) PHY operating at 2.4 GHz ISM band among the three PHY layers defined by the standard is proposed. Major building blocks of PHY transceiver such as CRC, spreader,...
Wireless Sensor Node (or Mote) is a basic building block of Wireless Sensor Network (WSN). The Motes can be deployed in various application domains to sense and transmit the parameters to the network controller for further processing. The Hardware architecture of Mote plays an important role in improving the sustainability and efficiency of the sensor network. This paper introduces the design of a...
Wireless sensor networks have become more popular in the domains like environmental sensing, health monitoring, home and building automation, smart energy, green computing etc. The application of wireless sensor networks can be extended for the effective monitoring of the data centre environment. Almost all the data centres are equipped with high end servers, data storage equipments which must be...
Recent times ZigBee based wireless sensor networks are gaining popularity in various application domain areas like healthcare, structural health monitoring, home and commercial building automation, industrial automation, transportation, agriculture etc. ZigBee standard provides various domain specific application profiles. The sensors are interfaced to ZigBee communication modules to form a wireless...
Wireless sensor networks find applications including agriculture, transportation and automation. The wireless sensor mote and the network hardware subsystem play a vital role in sensing, monitoring and communication. In order to self-sustain the hardware infrastructure for the application, it needs to be self-powered, energy aware and efficient. This paper analyzes system design issues and options,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.