The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The coarse-grained reconfigurable architecture (CGRA) is a promising platform for mobile computing. In this paper, how to prolong the lifetime of battery-powered reconfigurable computing platform is addressed. Considering the nonlinear characteristics of battery, a multi-objective optimization model is built for extending the lifetime of battery. Based on this model, a joint task-mapping and battery-scheduling...
Extending the lifetime of battery is a very important goal in battery-operated systems. The prior works of lifetime management mainly focused on single battery, multi-battery scheduling as another way of prolonging the battery lifetime is considered here. Battery Aware Tasks Allocating Algorithm (BATA) for multi-battery operated system is proposed in this paper. It extends the battery lifetime through...
A C compiler framework for reconfigurable computing system (RCS) is proposed to compile the applications written in high-level programming languages. The compiler extracts the data parallelism at instruction level in a given application, and produces the DFG generation, template automatically generating, template scheduling and mapping phase to generate configuration code for RCS. Experiment on a...
A temporal partitioning algorithm for a coarse-grained reconfigurable computing architecture is presented to improve system's performance for satisfying the constraints of application parts executed on the reconfigurable hardware. The input of algorithm is data-flow graph (DFG) created from partitioned source code which will be mapped on the reconfigurable hardware and the reconfigurable hardware...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.