The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We report on the experimental demonstration of a chip-scale microresonator comb enabled optical frequency synthesizer using an agile and highly-integrated heterodyne optical phase-locked loop with InP-based photonic integrated circuit and commercial-off-the-shelf electronic components.
A power-efficient and highly-integrated photonic system, producing low phase-noise coherent optical signal with a wavelength range of 23 nm in the C-band, is presented. The system includes novel InP-photonic integrated coherent receiver circuits that consume record-low (approximately 184 mW) electrical power.
We present a fully integrated 94-GHz transceiver front-end in a 130-nm/1.1-THz $f_{{{\text {max}}}}$ InP HBT process. Low power is obtained through low-voltage design and high transistor gain. The IC is designed for multi-function, dual-polarization phased arrays. At 1.5-V collector bias, in dual-polarization simultaneous receiving mode, the IC has 21-dB gain, <9.3-dB noise figure, and consumes...
An InP-based photonic integrated circuit was demonstrated for offset locking an on-chip broadly tunable laser to a heterogeneously integrated optical frequency comb oscillator based on a crystalline whispering gallery mode resonator. Optical tuning within 60nm band is demonstrated. The locked laser has excellent spectral purity, sub-kHz linewidth, and good frequency stability.
A chip-scale heterodyne optical phase-locked loop, consuming only 1.3 W of electrical power, with a maximum offset locking frequency of 17.4 GHz is demonstrated. The InP-based photonic integrated receiver circuit consumes only 166 mW.
We present a fully-integrated 94 GHz transceiver front-end in a 130 nm / 1.1 THz fmax InP HBT process. Low power is obtained through low-voltage design and high transistor gain. The IC is designed for multi-function, dual-polarization phased arrays. At 1.5 V collector bias, in dual-polarization simultaneous receiving mode, the IC has 21 dB gain, < 9.3 dB noise figure, and consumes 39 mW, while...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.