The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Statistical analysis of High Efficiency Video Coding (HEVC) encoder reveals that in the motion compensation block, the interpolation filter consumes more than 30% in the encoder time in comparison with other blocks. In this paper, we start with an optimized hardware implementation of the interpolation filter on field‐programmable gate array (FPGA) based on Xilinx setup environment. In a second step,...
High Efficiency Video Coding (HEVC), the latest video standard, provides new algorithmic features that are substantial advances over those in previous standards in order to optimize the coding efficiency. HEVC performs with a high data compression ratio at the same level of video quality when compared to its predecessors, or substantially improved video quality at the same bitrate and it supports...
The 2017 International conference on Wireless Technologies, embedded and intelligent Systems (WITS-2017) is organized by the ENSA School of Fez and the ERSI Laboratory with a large collaboration with the FST of Fez and ANRITE Association. This conference is highly sustained by the Sidi Mohamed Ben Abdellah University which deployed its entire infrastructure and its large financial provision to help...
This paper adeals with an implementation and comparison of the last software version of the new video coding standard High Efficiency Video Coding (HEVC) encoder in the embedded processors ARM cortex A8 and A9 using NEON Technology which is the single-instruction-multiple-data for these processors. The two processors reveal almost the same performances but with the computational complexity of the...
One of the major research areas attracting much interest is face recognition. This is due to the growing need of detection and recognition in the modern days' industrial applications. However, this need is conditioned with the high performance standards that these applications require in terms of speed and accuracy. In this work we present a comparison between two main techniques of face recognition...
in recent decades, vehicle manufacturers and system suppliers equipping these vehicles have made considerable efforts to improve their technology and road safety. One of the major advances is the introduction of advanced systems for driver assistance. These assistance systems ensure continuous monitoring of the environment of the vehicle and driving mode, so early detection of potentially hazardous...
In the near future, the high resolution 4K and 8K will become the more used in video applications. This resolution is well supported in the new HEVC standard. This paper proposes a novel parallel and high efficient hardware accelerator for the intra prediction block. This accelerator achieves a high speed treatment due to pipelined processing units and parallel shaped architecture. The complexity...
In this paper, we design new efficient VLSI architecture for Integer Discrete Cosine Transform (DCT) included in the last new High Efficiency Video Coding (HEVC) standard. The proposed architecture has 4×4/8×8/16×16/32×32 Transform Units (TUs) operating in a parallel way to calculate two dimensional (2D) integer DCT using one block 1-D DCT and one transpose memory. Transform 1D is first calculated...
This work presents a comparison of two implementations of the last software version of The High Efficiency Video Coding (HEVC) decoder in a single low cost processor ARM Cortex-A series using NEON architecture which is a Single Input Multiple Data (SIMD). By using this technology of optimization, the whole execution time is reduced up to x4. We have analyzed separately all the blocks in the decoder...
Currently, High Efficiency Video Coding (HEVC), is the new video compression standard published since 2013. The intention of HEVC is to optimize the coding efficiency. Then in order to achieve a high quality material and/or software implementation of this new standard, it is first necessary to analyze and to understand its complexity and its major functionalities. This paper attempts to point and...
Object detection has been attracting much interest due to the wide spectrum of applications that use it. Object detection technology has been driven by an increasing processing power available in software and hardware. In this work we present a developed application for multiple objects detection based on OpenCV libraries. The complexity-related aspects that were considered in the object detection...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.