The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Recently single-bit ternary FIR-like filter (SBTFF) hardware synthesize in FPGA is reported and compared with multi-bit FIR filter on similar spectral characteristics. Results shows that SBTFF dominates upon multi-bit filter overall. In this work, we have adopted ternary sigma-delta modulated arithmetic adder (i.e., improved ternary adder (ITA)) and simulated it in ModelSim for functional verification...
Shift and add is conventional multiplication technique used at most, due to its simplest architecture. This simplicity becomes the bottleneck, when its hardware implementation takes more resources, when implemented on FPGAs. Though FPGA is, taken as an efficient implementation tool, but limited resources are the design hurdle observed many times. Optimizations is the way, opt, to design large circuits,...
This research work is organized in two sections. Performance comparison of single phase half bridge inverter and single phase full bridge inverter is done in the first section. It is observed the output current and output voltage of full bridge inverter is twice and generates less total harmonic distortion as compared to half bridge inverter. In the second section, performance comparison of Unipolar...
In this work, comparative analysis of Booth and Wallace Tree multiplier architectures is presented using Altera small commercial FPGA devices. Comparison is done with respect to resources consumed and maximum frequency achieved for different multiplier bit width. The synthesis results show tradeoff that Booth multiplier offers better performance at the cost of more chip area. This is very useful to...
While one-bit ΣΔ modulators are widely used in Analog to Digital conversion stages due to their inherent linearity and precision, it is less common for the entire digital processing path to operate in single bit mode at the oversampled rate of the conversion system. The conventional approach has been to decimate the signal bit stream after conversion and for the remaining processing to be performed...
We describe the area vs. performance tradeoffs for a Sigma Delta Modulated FIR filter designed with varying quantization levels. The FIR filter has been implemented in VHDL using a hierarchical adder tree organization in both pipelined and non-pipelined modes and synthesized on a small number of representative commercial FPGA devices. The synthesis results show the tradeoffs between hardware area...
The performance/area characteristics of a Sigma Delta Modulated Ternary FIR filter and a conventional FIR filter are compared. The implementation of both filters has been carried out in VHDL using a hierarchical adder tree organization in both pipelined and non-pipelined modes and synthesized on a small number of representative commercial FPGA devices. At a similar spectral performance, the ternary...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.