The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This extended abstract proposes an FPGA-based concept for real time channel emulation (CE) adapted for visible light communication (VLC) applications. Crucial insights into the optical channel modeling techniques as well as the important blocks of CE are described. Furthermore, the paper details the CE operation principle enhanced with the necessary mathematical background. Finally, the paper outlines...
This article deals with visible light communication (VLC) based on retroreflective principle. Visible light communication presents great potential in terms of possible communication bandwidth, transmittter localization, spectral, power and spatial effectivity and more. In the article, the retroreflective communication itself is introduced and compared to common VLC and RFID systems. Essential parts...
This article deals with interfacing of Xilinx MicroBlaze (UB) softcore microprocessor to full duplex, 1 Gb/s media converter from metallic to optical interface, which is employed in experimental FSO link as a transceiver. The MicroBlaze harvests statistical data from the link and allows administration of the link via interactive web user interface. The MicroBlaze is connected to the data bus of the...
The article describes an innovative bit error rate reduction technique principle and its practical implementation. The design of the technique is implemented in an FPGA and is combined with other more conventional BER reduction techniques, such as Reed-Solomon coding. Experimental results are provided. The application bit rate in function of BER for both reliable (TCP) and unreliable (UDP) mode of...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.