The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We have developed a signal multiplexing method for a SiPM-based time-of-flight (TOF) positron emission tomography (PET). In the method, multiple SiPM signals are connected to a single strip-line, and the position of hit SiPM is decoded from the arrival time difference measured at the two ends of a strip-line. Since the position resolution on strip-line is directly proportional to the accuracy of the...
We are developing a time-of-flight (TOF) positron emission tomography (PET) scanner for brain imaging using SiPMs. In our development, we have adopted a strip-line based signal multiplexing method for efficient channel reduction for SiPMs; the method is using a single strip-line on which multiple SiPMs are connected for sharing readout, and the position of hit SiPM is decoded from the arrival time...
WE have previously demonstrated a stripline readout for TOFPET detectors that can achieve significant reduction in the number of readout channels while maintaining good detection performance [1-3]. The principle of this time-based multiplexing readout is depicted in Figs. 1(a) and 1(b). As shown, a stripline receives the outputs of several photodetectors (PD). When a PD produces a signal at time t...
Based on the multi-voltage threshold (MVT) method, we have proposed the FPGA-only implementation for positron emission tomography (PET) detectors. It realizes required comparators and time-to-digital convertors (TDCs) on FPGAs. Thus, its performance can be easily enhanced by optimizing the inside algorithm without hardware modifications or improved with the development of FPGA technologies. In this...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.