The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper reports on a 1Mbit (128Kword × 8bit) SRAM using an advanced CMOS process technology. The typical address access time of 44ns and chip-select access time of 46ns are achieved with the power dissipation of 80mW for 1MHz operation. This SRAM employs a column DC bit-line load control to reduce power dissipation in the write mode operation. It also has an additional testing mode to access 4byte...