The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Two differently structured 66:8 gearboxes according to the IEEE802.3ba standard for 100GE transmit (TX) physical coding sublayer (PCS) system are described. By comparing their number of cells (area), power consumption, speed and reliability, the better one is applied to the 100GE TX PCS circuit. The better one is based on a kind of register which uses a round-robin saving way. It is this special deposit...
This paper presents a phase independent 66:8 gearbox design for 100GE PCS TX system, compatible with IEEE P802.3ba standard. By using a kind of phase independent architecture, the gearbox can convert data width from 66-bit to 8-bit stably. In addition, architecture optimization and pipeline technique are also applied to increase the working speed of the gearbox circuit. The optimized PCS TX circuit...
This paper presents a high-speed concatenated code codec architecture based on Reed-Solomon (RS) and eight-parallel Bose-Chaudhuri-Hochquenghem (BCH) for optical communication systems. A high speed eight-parallel BCH (2184,2040) codec has been proposed and the derived structure is optimized based on its property. The concatenated code system can operate at a clock frequency of 312.5 MHz and has a...
A behavior model for the communication link of Ethernet passive optical network (EPON) is presented. It consists of a fiber, a photodiode, a transimpedance amplifier (TIA) followed by a limiting amplifier and a clock and data recovery (CDR) circuit. Each part of the model is based on the architecture of its circuit to improve the model accuracy. The noise and jitter in each block is also considered...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.