The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Many studies have considered solving Byzantine Agreement problem for different network topologies. On the other hand, the proposed protocols need huge amounts of message interchange that makes them inapplicable when networks size increases. There are many cases in which faulty nodes show only a specific symptom of faults or a faulty behavior is detectable in the transmission layer. However, reaching...
Comparing with the existing incandescent, light-emitting diodes (LEDs) offer higher power efficiency, higher brightness, longer lifetime, and have a fast dynamic response in the order of a few megahertz. LEDs are recently expected to be utilised for the next generation indoor optical wireless communication (OWC) system. In this paper, we present a mathematical design model as well as a practical measurement...
Capacity planning is a challenging issue for designing next generation optical core networks. This paper presents a fuzzy linear programming (FLP) approach for capacity planning in optical networks under long-term demand uncertainty where the information of traffic loads is imprecise by nature. The simplicity of fuzzy logic is integrated with linear programming for capacity planning in optical backbones...
Realization of digital Finite-Impulse-Response (FIR) filters are so important issues for digital communications and signal processing applications which is the main contribution of this paper. The direct and transposed architectures are employed to implement FIR filters on field-programmable-gate-array (FPGA) using a single SPARTAN 2 chip, XC2S50-5I-tq144, from Xilinx, Inc. The Verilog hardware description...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.